

Application No. 10/717,284

Docket No.: 08211/0200252-US0 (P05722)

Amendment dated December 22, 2005

-2-

After Final Office Action of October 13, 2005

AMENDMENTS TO THE CLAIMS

Claims 1-22 (Cancelled)

23. (Previously Presented) A transmission gate, comprising:

a switch circuit including an input that is coupled to an input node, an output that is coupled to an output node, and a control input that is coupled to a control input node;

a boost circuit that is arranged to provide a boost voltage at a boost node responsive to a supply voltage;

a current source circuit that is coupled between the boost node and the control input node, wherein the current source circuit is arranged to provide a bias current during an on condition; and

a constant voltage difference circuit that is coupled to the control input node, wherein the constant voltage difference circuit is arranged to provide a control input voltage at the control input node such that a voltage difference between the control input voltage and an input voltage at the input node is substantially constant during the on condition, wherein the constant voltage difference circuit includes a plurality of transistors, and wherein the constant voltage difference circuit is arranged such that the substantially constant voltage difference is substantially equal to the sum of the gate-to-source voltages of each of the plurality of transistors.

24. (Cancelled)

25. (Previously Presented) A transmission gate, comprising:

a switch circuit including an input that is coupled to an input node, an output that is coupled to an output node, and a control input that is coupled to a control input node;

a boost circuit that is arranged to provide a boost voltage at a boost node responsive to a supply voltage;

a current source circuit that is coupled between the boost node and the control input node, wherein the current source circuit is arranged to provide a bias current during an on condition, and wherein the on condition is an on condition for the switch circuit; and

{S:\08211\0200252-us0\80047016.DOC ~~~~~}

Application No. 10/717,284

Docket No.: 08211/0200252-US0 (P05722)

Amendment dated December 22, 2005

-5-

After Final Office Action of October 13, 2005

34. (Previously Presented) A circuit for multiplexing, comprising:

a first transmission gate, including:

a switch circuit including an input that is coupled to an input node, an output that is coupled to an output node, and a control input that is coupled to a control input node;

a constant voltage difference circuit that is coupled to the control input node, wherein the constant voltage difference circuit is arranged to provide a control input voltage at the control input node such that a voltage difference between the control input voltage and an input voltage at the input node is substantially constant during an on condition of the first transmission gate, and wherein the constant voltage difference circuit includes at least one of a first transistor or a first diode; and

a second switch circuit including an input that is coupled to the input node, an output that is coupled to a second output node, and a control input that is coupled to a control input node.

35. (Previously Presented) A circuit for multiplexing, comprising:

a first transmission gate, including:

a switch circuit including an input that is coupled to an input node, an output that is coupled to an output node, and a control input that is coupled to a control input node;

a constant voltage difference circuit that is coupled to the control input node, wherein the constant voltage difference circuit is arranged to provide a control input voltage at the control input node such that a voltage difference between the control input voltage and an input voltage at the input node is substantially constant during an on condition of the first transmission gate, and wherein the constant voltage difference circuit includes at least one of a first transistor or a first diode; and

a second transmission gate, including:

a second switch circuit including an input that is coupled to a second input node, an output that is coupled to the output node, and a control input that is coupled to a second control input node; and

{S:\08211\0200252-us0\80047016.DOC 10/10/05 10:10:10 AM}

Application No. 10/717,284

Docket No.: 08211/0200252-US0 (P05722)

Amendment dated December 22, 2005

-6-

After Final Office Action of October 13, 2005

a second constant voltage difference circuit that is coupled to the second control input node, wherein the second constant voltage difference circuit is arranged to provide a second control input voltage at the second control input node such that a voltage difference between the second control input voltage and a second input voltage at the second input node is substantially constant during an on condition of the second transmission gate.

36. (Previously Presented) The circuit of Claim 35, wherein the second input voltage is a calibration voltage, the on condition of the second transmission gate occurs during a calibration phase, and an on condition of the first transmission gate occurs during a normal operation.

37. (Previously Presented) The circuit of Claim 36, wherein:

the first transmission gate further includes:

a boost circuit that is arranged to provide a boost voltage at a boost node responsive to a supply voltage, such that the boost voltage is greater than the supply voltage;

a current source circuit that is coupled between the boost node and the control input node, wherein the current source circuit is arranged to provide a bias current that is substantially constant during the on condition of the first transmission gate;

the constant voltage difference circuit includes:

a first transistor that is coupled between the control input node and another node, wherein the first transistor is arranged in a diode configuration; and

a second transistor including a gate that is coupled to the input node, a source that is coupled to the other node, and a drain;

the switch circuit is a third transistor;

the input of the switch circuit is a source of the third transistor;

the output of the switch circuit is a drain of the third transistor; and

wherein the control input of the switch circuit is a gate of the third transistor.

Claims 38-40 (Cancelled)

{S:\08211\0200252-us0\80047016.DOC THE REPLYING OFFICE OF THE UNITED STATES PATENT AND TRADEMARK OFFICE }

Application No. 10/717,284

Docket No.: 08211/0200252-USO (P05722)

Amendment dated December 22, 2005

-8-

After Final Office Action of October 13, 2005

on condition is an on condition for the switch circuit, and wherein the current source circuit includes a current mirror; and

a constant voltage difference circuit that is coupled to the control input node, wherein the constant voltage difference circuit is arranged to provide a control input voltage at the control input node such that a voltage difference between the control input voltage and an input voltage at the input node is substantially constant during the on condition.

45. (Previously Presented) A transmission gate, comprising:

a switch circuit including an input that is coupled to an input node, an output that is coupled to an output node, and a control input that is coupled to a control input node;

a boost circuit that is arranged to provide a boost voltage at a boost node responsive to a supply voltage;

a current source circuit that is coupled between the boost node and the control input node, wherein the current source circuit is arranged to provide a bias current during an on condition, and wherein the on condition is an on condition for the switch circuit; and

a constant voltage difference circuit that is coupled to the control input node, wherein the constant voltage difference circuit is arranged to provide a control input voltage at the control input node such that a voltage difference between the control input voltage and an input voltage at the input node is substantially constant during the on condition; the constant voltage difference circuit includes a first component and a second component; the first component includes at least one of a transistor or a diode, the second component includes at least one of a transistor or a diode; and wherein the current source circuit, the first component, and the second component are coupled in series.

46. (Previously Presented) A method for multiplexing, comprising:

receiving an input voltage at an input node;

during an off condition, substantially de-coupling an output node from the input node;

providing a boost voltage; and

{S:\08211\0200252-us0\80047016.DOC 1/22/2006 10:00:00 AM}

Application No. 10/717,284

Docket No.: 08211/0200252-US0 (P05722)

Amendment dated December 22, 2005

-9-

After Final Office Action of October 13, 2005

during an on condition for a switch circuit that is coupled between the input node and the output node:

providing a bias current responsive to the boost voltage; and

coupling the input signal to the output node by:

responsive to the bias current, providing a control input signal such that a voltage difference between the control input voltage and the input voltage is substantially constant; and

providing the control input signal to a control input of the switch circuit, wherein maintaining the substantially constant voltage difference between the control input voltage and the input voltage is not accomplished via capacitive sampling.

47. (Previously Presented) A method for multiplexing, comprising:

receiving an input voltage at an input node;

during an off condition, substantially de-coupling an output node from the input node;

providing a boost voltage; and

during an on condition for a switch circuit that is coupled between the input node and the output node:

providing a bias current responsive to the boost voltage; and

coupling the input signal to the output node by:

responsive to the bias current, providing a control input signal such that a voltage difference between the control input voltage and the input voltage is substantially constant; and

providing the control input signal to a control input of the switch circuit, wherein providing the control input signal includes:

receiving the bias current at a control input node, wherein the control input of the switch circuit is coupled to the control input node;

employing a first gate-to-source voltage to provide a voltage drop between the control input node and another node; and

{S:\08211\0200252-us0\80047016.DOC (USPTO-EPFAX) (USPTO-EPFAX) (USPTO-EPFAX) }

Application No. 10/717,284

Docket No.: 08211/0200252-US0 (P05722)

Amendment dated December 22, 2005

-10-

After Final Office Action of October 13, 2005

employing a second gate-to-source voltage to provide a voltage drop
between the other node and the input node.

{S:\08211\0200252-us0\80047016.DOC (1/27/2006 10:04:00 AM) (1/27/2006 10:04:00 AM) }